

## LC<sup>2</sup>MOS Precision 5 V Quad SPST Switches

## ADG661/ADG662/ADG663

#### **FEATURES**

+5 V, ±5 V Power Supplies
Ultralow Power Dissipation (<0.5 μW)
Low Leakage (<1.00 pA)
Low On Resistance (<50 Ω)
Fast Switching Times
Low Charge Injection
TTL/CMOS Compatible
TSSOP Package

#### **APPLICATIONS**

Battery Powered Instruments
Single Supply Systems
Remote Powered Equipment
+5 V Supply Systems
Computer Peripherals such as Disk Drives
Precision Instrumentation
Audio and Video Switching
Automatic Test Equipment
Precision Data Acquisition
Sample Hold Systems
Communication Systems

#### **GENERAL DESCRIPTION**

The ADG 661, ADG 662 and ADG 663 are monolithic CMOS devices comprising four independently selectable switches. These switches feature low, well-controlled on resistance and wide analog signal range, making them ideal for precision analog signal switching.

They are fabricated using Analog Devices' advanced linear compatible CMOS (LC<sup>2</sup>MOS) process, which offers benefits of low leakage currents, ultralow power dissipation and low capacitance for fast switching speeds with minimum charge injection.


The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. C M O S construction ensures ultralow power dissipation making the parts ideally suited for portable and battery powered instruments.

The ADG 661, ADG 662 and ADG 663 contain four independent SPST switches. The ADG 661 and ADG 662 differ only in that the digital control logic is inverted. The ADG 661 switches are turned on with a logic low on the appropriate control input, while a logic high is required for the ADG 662. The ADG 663 has two switches with digital control logic similar to that of the ADG 661, while the logic is inverted on the other two switches.

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### **FUNCTIONAL BLOCK DIAGRAM**



Each switch conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital

#### **PRODUCT HIGHLIGHTS**

- 1.  $\pm 5$  V Single Supply O peration The ADG 661, ADG 662 and ADG 663 offer high performance, including low on resistance and wide signal range, fully specified and guaranteed with  $\pm 5$  V and  $\pm 5$  V supply rails.
- Ultralow Power Dissipation CM OS construction ensures ultralow power dissipation.
- 3. Low  $R_{\text{ON}}$

inputs.

4. Break-Before-M ake Switching This prevents channel shorting when the switches are configured as a multiplexer.

# ADG661/ADG662/ADG663- SPECIFICATIONS<sup>1</sup>

**Dual Supply** ( $V_{DD}$  = +5 V  $\pm$  10%,  $V_{SS}$  = -5 V  $\pm$  10%, GND = 0 V, unless otherwise noted)

	B Versions			
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		$V_{DD}$ to $V_{SS}$	V	
R <sub>ON</sub>	30	55 55	Ω typ	$V_D = -3.5 \text{ V to } +3.5 \text{ V}, I_S = -10 \text{ mA};$
	38	50	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I <sub>s</sub> (OFF)	±0.025		nA typ	$V_D = \pm 4.5 \text{ V}, V_S = \pm 4.5 \text{ V};$
	$\pm 0.1$	±2.5	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.025		nA typ	$V_D = \pm 4.5 \text{ V}, V_S = \pm 4.5 \text{ V};$
	$\pm 0.1$	±2.5	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.05		nA typ	$V_D = V_S = \pm 4.5 V;$
	±0.2	±5	nA max	T est Circuit 3
DIGITAL INPUTS				
Input High Voltage, V <sub>INH</sub>		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8	V max	
Input Current				
I <sub>INL</sub> or I <sub>INH</sub>	0.005		μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		±0.1	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>				
t <sub>on</sub>	150		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		275	ns max	$V_S = \pm 3 V$ ; T est C ircuit 4
t <sub>off</sub>	55		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		120	ns max	$V_s = \pm 3 V$ ; T est C ircuit 4
Break-Before-Make Time Delay, t <sub>D</sub>	80		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ADG663 Only)			- C to	$V_{S1} = V_{S2} = +3 \text{ V}; \text{ T est C ircuit 5}$
C harge Injection	6		pC typ	$V_S = 0 V$ , $R_S = 0 \Omega$ , $C_L = 10 nF$ ; T est Circuit 6
OFF Isolation	70		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 M H z$ ;
OTT Isolation	'0		db typ	T est Circuit 7
Channel-to-Channel Crosstalk	90		dB typ	$R_1 = 50 \Omega$ , $C_1 = 5 pF$ , $f = 1 MHz$ ;
Thannel to Thannel Trosstant			45 () [	Test Circuit 8
C <sub>s</sub> (OFF)	9		pF typ	f = 1 M Hz
C <sub>D</sub> (OFF)	9		pF typ	f = 1 M H z
$C_D, C_S(ON)$	28		pF typ	f = 1 M H z
POWER REQUIREMENTS				
		+4.5/5.5	V min/max	
$V_{DD}$		-4.5/5.5	V min/max	
I <sub>DD</sub>	0.0001		μA typ	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
		1	μA max	Digital Inputs = 0 V or 5 V
I <sub>ss</sub>	0.0001		μA typ	
		1	μA max	

#### NOTES

-2- REV. 0

 $<sup>^1</sup>T$  emperature ranges are as follows:  $\,B\,$  V ersions, –40°C to +85°C .

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

## Single Supply ( $V_{DD}$ = +5 V $\pm$ 10% , $V_{SS}$ = 0 V, GND = 0 V, unless otherwise noted)

Parameter	B Versions +25°C - 40°C to +85°C		Units	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V <sub>DD</sub>	l v		
R <sub>ON</sub>	45	• · · · · · · · · · · · · · · · · · · ·	Ω typ	$V_D = 0 \text{ V to } +3.5 \text{ V, } I_S = -10 \text{ mA;}$	
	68	75	Ω max	$V_{DD} = +4.5 \text{ V}$	
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}$	
Source OFF Leakage I <sub>S</sub> (OFF)	±0.025		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$	
	±0.1	±2.5	nA max	T est Circuit 2	
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.025		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$	
	$\pm 0.1$	±2.5	nA max	T est Circuit 2	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.05		nA typ	$V_D = V_S = +4.5 \text{ V/+1 V};$	
	±0.2	±5	nA max	T est Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.4	V min		
Input Low Voltage, V <sub>INL</sub>		0.8	V max		
Input Current	0.005				
I <sub>INL</sub> or I <sub>INH</sub>	0.005	. 0.1	μΑ typ	$V_{IN} = V_{INL}$ or $V_{INH}$	
		±0.1	μA max		
DYNAMIC CHARACTERISTICS <sup>2</sup>					
t <sub>on</sub>	250		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		400	ns max	$V_S = +2 V$ ; T est C ircuit 4	
toff	45		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
		100	ns max	$V_s = +2 V$ ; T est C ircuit 4	
Break-Before-Make Time Delay, t <sub>D</sub>	140		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$	
(ADG 663 Only)	10		- C t	$V_{S1} = V_{S2} = +2 \text{ V}$ ; T est C ircuit 5	
C harge Injection	12		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$	
OFF Isolation	70		dP tvp	Test Circuit 6	
OFF ISOIAUOII	/0		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 M H z$ ; T est Circuit 7	
C hannel-to-C hannel C rosstalk	90		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 M H z$	
Chamer-to-Chamer Crosstark	90		ив сур	T est C ircuit 8	
C <sub>5</sub> (OFF)	9		pF typ	f = 1 M H z	
C <sub>D</sub> (OFF)	9		pF typ	f = 1 M H z	
$C_D, C_S(ON)$	28		pF typ	f = 1 M H z	
POWER REQUIREMENTS					
$V_{DD}$		+4.5/5.5	V min/max		
I <sub>DD</sub>	0.0001		μA typ	$V_{DD} = +5.5 V$	
		1	μA max	Digital Inputs = 0 V or 5 V	

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>T emperature ranges are as follows: B Versions, -40°C to +85°C. <sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS1

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V <sub>DD</sub> to V <sub>SS</sub> +44 V
V <sub>DD</sub> to GND0.3 V to +25 V
V <sub>SS</sub> to GND+0.3 V to -25 V
Analog, Digital Inputs <sup>2</sup> $V_{SS}$ -2 V to $V_{DD}$ +2 V or
30 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
O perating T emperature R ange
Industrial (B Version)40°C to +85°C
Storage T emperature Range65°C to +150°C
Junction T emperature+150°C
TSSOP Package, Power Dissipation
$\theta_{JA}$ T hermal Impedance
θ <sub>JC</sub> Thermal Impedance

Lead Temperature, Solde	ering	
Vapor Phase (60 secs)		+215°C
Infrared (15 secs)		+220°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>O vervoltages at I N , S or D will be clamped by internal diodes. C urrent should be

limited to the maximum ratings given.

#### **ORDERING GUIDE**

Temperature Range		Package Description	Package Option
ADG661BRU	-40°C to +85°C	16-Lead TSSOP	RU-16
ADG662BRU	-40°C to +85°C	16-Lead TSSOP	RU-16
ADG663BRU	-40°C to +85°C	16-Lead TSSOP	RU-16

#### CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG 661/ADG 662/ADG 663 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -4-

#### **PIN CONFIGURATION**




Table I. Truth Table (ADG661/ADG662)

ADG661In	ADG662In	Switch Condition	
0	1	ON	
1	0	OFF	

Table II. Truth Table (ADG663)

Logic	Switch 1, 4	Switch 2, 3	
0	OFF	ON	
1	ON	OFF	

#### **TERMINOLOGY**

$V_{DD}$	M ost positive power supply potential.
$V_{SS}$	M ost negative power supply potential in
	dual supplies. In single supply applications,
	it may be connected to GND.
GND	Ground (0 V) Reference.
S	Source T erminal. M ay be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input.
Ron	Ohmic resistance between D and S.
I <sub>s</sub> (OFF)	Source leakage current with the switch "OFF."
I <sub>D</sub> (OFF)	D rain leakage current with the switch "OFF."
$I_D, I_S (ON)$	C hannel leakage current with the switch "ON."
$V_D(V_S)$	Analog voltage on terminals D , S.
C <sub>s</sub> (OFF)	"OFF" Switch Source Capacitance.
C <sub>D</sub> (OFF)	"OFF" Switch Drain Capacitance.
$C_D, C_S(ON)$	"ON" Switch Capacitance.
t <sub>on</sub>	D elay between applying the digital control
	input and the output switching on.
t <sub>off</sub>	D elay between applying the digital control
	input and the output switching off.
$t_D$	"OFF" time or "ON" time measured between
	the 90% points of both switches, when switching from one address state to another.
C rosstalk	A measure of unwanted signal which is
CTUSSLAIK	coupled through from one channel to another
	as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling
	through an "OFF" switch.
C harge	A measure of the glitch impulse transferred
Injection	from the digital input to analog output during
	switching.

REV. 0 -5-

## **Typical Performance Characteristics**




Figure 1. On Resistance as a Function of  $V_D$  ( $V_S$ ) Dual Supplies




Figure 2. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




Figure 3. On Resistance as a Function of  $V_D$  ( $V_S$ ) Single Supply




Figure 4. Supply Current vs. Input Switching Frequency




Figure 5. Leakage Currents as a Function of Temperature




Figure 6. Off Isolation vs. Frequency




Figure 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )







Figure 8. Crosstalk vs. Frequency

-6- REV. 0

## **Test Circuits**









1. On Resistance

2. Off Leakage


3. On Leakage



4. Switching Times




5. Break-Before-Make Time Delay




6. Charge Injection

REV. 0 -7-

### **Test Circuits (Continued)**



7. Off Isolation



8. Channel-to-Channel Crosstalk

#### **APPLICATION**

Figure 9 illustrates a precise, sample-and-hold circuit. An AD 845 is used as the input buffer while the output operational amplifier is an OP07. During the track mode, SW1 is closed and the output  $V_{\text{OUT}}$  follows the input signal  $V_{\text{IN}}$ . In the hold mode, SW1 is opened and the signal is held by the hold capacitor  $C_{\text{H}}$ .

Due to switch and capacitor leakage, the voltage on the hold capacitor will decrease with time. The ADG 661/ADG 662/ADG 663 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 15  $\mu V/\mu s$ .

A second switch SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches will be at the same potential, they will have a differential effect on the op amp OP07 which will minimize charge injection effects. Pedestal error is also reduced by the compensation network  $R_{\text{C}}$  and  $C_{\text{C}}$ . This compensation network also reduces the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the  $\pm 3$  V input range. The acquisition time is 2.5 ms while the settling time is 1.85  $\mu s$ .





Figure 9. Accurate Sample-and-Hold

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 16-Lead TSSOP (RU-16)



-8- REV. 0